| datasheet/AVNET Zedboard/zedbaord 原理图.pdf |
PDF |
2.9 MB |
| datasheet/AVNET Zedboard/ZedBoard Zynq-7000 ARM FPGA进阶级处理器 全可编程逻辑智能互联开发系统 用户手册.pdf |
PDF |
2.4 MB |
| datasheet/AVNET Zedboard/zedboard 用户硬件手册.pdf |
PDF |
941.3 KB |
| datasheet/AVNET Zedboard/ZedBoard_Schematic.pdf |
PDF |
2.9 MB |
| datasheet/AVNET Zedboard/zedboard上手手册.pdf |
PDF |
2.7 MB |
| datasheet/AVNET Zedboard/上手手册（手把手）.pdf |
PDF |
4.8 MB |
| datasheet/AVNET Zedboard/底板原理图.pdf |
PDF |
476.6 KB |
| datasheet/AVNET Zedboard/核心板原理图.pdf |
PDF |
487.3 KB |
| datasheet/AX7010开发板原理图.pdf |
PDF |
311.3 KB |
| datasheet/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf |
PDF |
1.2 MB |
| datasheet/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS/Vitis/Lab1.pdf |
PDF |
1.0 MB |
| datasheet/lab1.pdf |
PDF |
1.1 MB |
| datasheet/lab2.pdf |
PDF |
624.6 KB |
| datasheet/lab3.pdf |
PDF |
626.0 KB |
| datasheet/lab4.pdf |
PDF |
573.5 KB |
| datasheet/lab5.pdf |
PDF |
1.4 MB |
| datasheet/lab6.pdf |
PDF |
449.7 KB |
| datasheet/ug480_7Series_XADC.pdf |
PDF |
2.9 MB |
| datasheet/ug585-Zynq-7000-TRM.pdf |
PDF |
42.4 MB |
| datasheet/ug821-zynq-7000-swdev.pdf |
PDF |
1.4 MB |
| datasheet/ug865-Zynq-7000-Pkg-Pinout.pdf |
PDF |
7.1 MB |
| datasheet/ug933-Zynq-7000-PCB.pdf |
PDF |
2.7 MB |
| finial_product/course_design_report_anonymized.pdf |
PDF |
3.8 MB |
| images/err_test.gif |
GIF |
7.8 MB |
| images/Figure1.jpg |
JPG |
10.7 KB |
| images/lab1/behavioral_sim.jpg |
JPG |
162.3 KB |
| images/lab1/finish.gif |
GIF |
1.5 MB |
| images/lab1/imp_device.jpg |
JPG |
210.4 KB |
| images/lab1/post_timing_sim.jpg |
JPG |
160.4 KB |
| images/lab1/project_summary.jpg |
JPG |
168.7 KB |
| images/lab1/syn_schematic.jpg |
JPG |
170.0 KB |
| images/my_board.jpg |
JPG |
2.7 MB |
| images/uart_link.jpg |
JPG |
2.5 MB |
| images/ZedBoard.jpg |
JPG |
2.6 MB |
| images/ZedBoard/lab_1/behavioral_simulation.jpg |
JPG |
144.6 KB |
| images/ZedBoard/lab_1/device.jpg |
JPG |
194.0 KB |
| images/ZedBoard/lab_1/post_timing_sim.jpg |
JPG |
161.3 KB |
| images/ZedBoard/lab_1/project_summary.jpg |
JPG |
148.5 KB |
| images/ZedBoard/lab_1/schematic.jpg |
JPG |
159.9 KB |
| images/ZedBoard/lab_1/test.gif |
GIF |
3.2 MB |
| images/ZedBoard/lab_2/checkpoint_file.jpg |
JPG |
134.0 KB |
| images/ZedBoard/lab_2/device.jpg |
JPG |
157.4 KB |
| images/ZedBoard/lab_2/final.gif |
GIF |
7.0 MB |
| images/ZedBoard/lab_2/power_report.jpg |
JPG |
34.9 KB |
| images/ZedBoard/lab_2/project_summary.jpg |
JPG |
154.1 KB |
| images/ZedBoard/lab_2/schematic_after_full.jpg |
JPG |
139.3 KB |
| images/ZedBoard/lab_2/schematic.jpg |
JPG |
168.6 KB |
| images/ZedBoard/lab_2/timing_summary.jpg |
JPG |
24.1 KB |
| images/ZedBoard/lab_3/clk_path.png |
PNG |
197.3 KB |
| images/ZedBoard/lab_3/device_path.jpg |
JPG |
185.3 KB |
| images/ZedBoard/lab_3/output_data_path.jpg |
JPG |
170.0 KB |
| images/ZedBoard/lab_3/project_summary.jpg |
JPG |
141.9 KB |
| images/ZedBoard/lab_3/timing_after_change_imp.jpg |
JPG |
141.9 KB |
| images/ZedBoard/lab_3/timing_after_change.jpg |
JPG |
24.1 KB |
| images/ZedBoard/lab_3/timing_report_imp.jpg |
JPG |
141.9 KB |
| images/ZedBoard/lab_3/timing_report.jpg |
JPG |
23.5 KB |
| images/ZedBoard/lab_4/char_fifo_after.jpg |
JPG |
59.3 KB |
| images/ZedBoard/lab_4/char_fifo_before.jpg |
JPG |
9.7 KB |
| images/ZedBoard/lab_4/device_&_utilization.jpg |
JPG |
238.0 KB |
| images/ZedBoard/lab_4/error.jpg |
JPG |
14.7 KB |
| images/ZedBoard/lab_4/final_test.png |
PNG |
33.8 KB |
| images/ZedBoard/lab_4/ip_clk_summary.jpg |
JPG |
59.7 KB |
| images/ZedBoard/lab_4/lock_reason.jpg |
JPG |
11.8 KB |
| images/ZedBoard/lab_4/step_not_need.jpg |
JPG |
160.4 KB |
| images/ZedBoard/lab_5/finish_all_setting.jpg |
JPG |
131.0 KB |
| images/ZedBoard/lab_5/path11.jpg |
JPG |
41.8 KB |
| images/ZedBoard/lab_5/Y9_pin.jpg |
JPG |
231.3 KB |
| images/ZedBoard/lab_6/debug_path.jpg |
JPG |
179.9 KB |
| images/ZedBoard/lab_6/wait_for_trigger.jpg |
JPG |
211.5 KB |
